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Abstract 
Two design techniques are described for decreasing and possibly eliminating the effects of 
element imperfections in switched-capacitor (SC) circuits. The first technique is devoted 
to the operational amplifier non-idealities. It is centered on decreasing the number of 
amplifiers in the circuits by multiplexing their use. The second approach is based on 
the minimization of the sum of the square of the differences between the time (or the 
frequency) response of the circuit with and without non-idealities. This technique can be 
used to control over the effects of finite switch resistances, finite gain-bandwidth product 
of the amplifiers as well as parasitic capacitances. Computer results have revealed that 
the responses of the optimized circuits are nearly the same as that of the ideal ones. 
Illustrative examples are given illustrating the efficiency of the proposed techniques. 
Keywords: Non-ideal effects in SC circuits, analysis of non-ideal SC circuits, compensation 
of non-idealities in SC circuits, multiplexed operational amplifiers. 
Introduction 
The most important reason for the development of analog MOS integrated 
circuits is the need to fabricate fully integrated high-quality analog circuits. 
In this respect switched-capa.citor realization of such ci.rcuits seems to be 
one of the up- to -date powerful techniques. It is known that by using se 
technique all passive elements and active building blocks can be realized by 
capacitors, MOS switches and operational amplifiers. The main advantages 
of this realization are: 
1) results in circuits whose time constants depend on capacitor ratios 
that are well controlled on an integrated circuit fabrication, 
2) allows large area resistors to be replaced by smaller se equivalents. 
However, there are some imperfections of se circuits that may limit their 
use specially at high frequencies. Namely these are: 
1 Now the author is doing postdoctoral studies at the Department of Telecommunications 
and Teiematics, Technical U niversi ty of Budapest, H-l1ll, Hungary. 
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1) parasitic capacitances, 
2) on- and off-resistances of the switches, 
3) low input and high output impedances of operational amplifiers 
together with their finite gain-bandwidth products. 
Trials have been done to decrease the effect of parasitics through the 
development of stray insensitive structures [1]. However, such circuits are 
only free from bottom plate stray capacitances and contain, in general, 
a large number of switches and/or operational amplifiers that have great 
influences due to their non-idealities. Amplifier non-idealities may be de-
creased through the use of unity gain buffer structures [2]. However, in the 
buffer-based circuits the relatively large buffer dc offset voltage, the buffer 
gain error and the sensitivity to the parasitic capacitance at the buffer in-
put may limit their use. In [3] a method has been presented for the design 
of unity-gain buffer based switched-capacitor biquads in which both the 
offset voltage and the gain error are compensated and the sensitivity of the 
parasitic capacitance is low. In fact, the compensation of offset voltage and 
the non-linear effects (such as slewing rate) are not included. These will 
be the subject of a further publication. 
This paper presents two methods for controlling Le effects of finite 
switch resistallces, operational amplifier non- idealities as well as parasitic 
capacitances. The first method is devoted for the operational amplifier 
non- idealities; and it is centered on decreasing the number of amplifiers 
by multiplexing their use. For small and moderated circuits, this method 
is powerful. Hov'.-ever, for big circuits, the multiplexing process may com-
plicate the clocking scheme and may raise the operating frequency. The 
second approach is developed to overcome the above mentioned problems 
minimizing the square of the differences between the time (or frequency) 
responses of the circuit with and -without the imperfections. Capacitor val-
ues of the circuit are used as free parameters. During minimizations process 
capacitances of the ideal circuit are used as initial values. The resistatiCes 
of the switches and the amplifier resistances, gain and bandwidth can be 
considered as on the data sheets. iUso, the maximum expected values of 
the parasitic capacitances at all the nodes of the circuit are assumed. The 
results of this process are new values of the capacitances of the non-ideal 
circuit at which it has nearly the same transfer function (either time or fre-
quency response) of the ideal one. For these purposes, a computer program 
for analyzing general multi-phase se circuits has been developed. 
SWITCHED-CAPACITOR CIRCUITS 21 
Compensation on Non-idealities in SC Circuits 
In switched-capacitor circuits, the frequency characteristics of the opera-
tional amplifier is the primary limiting factor in the circuit performance. 
There are several well-known passive compensation techniques which make 
use of additional passive components to introduce a controlled amount of 
phase lead that cancels the excess phase lag resulting due to the amplifier's 
limited bandwidth [4] - [5]. The main difficulty with the passive compen-
sation is that the additional compensating elements must be individually 
adjusted at specific ambient conditions of temperature and po vier supply 
voltage. Consequently, under changing ambient conditions the compensa-
tion is no longer satisfactory. 
Active compensation techniques, used successfully in active RC filters, 
have been tried in switched-capacitor filters also, but the reported circuits 
[6] - [7] need additional operational amplifiers. In [8], an active compensa-
tion scheme proposed by BRACKETT and SEDRA [9] for active RC filters had 
been used in the conventional s-..vitched-capacitor double-integrator biquad 
where no additional operational amplifiers are needed. Unfortunately, this 
technique is suitable only for small circuits. 
First Approach: of Amplifiers 
Operational amplifier is conventionally used in the realization of most 
switched-capacitor circuits. Thus, the performance of the amplifier is an 
important parameter in the implementc.tion of such cirCt:iits. The slew 
the open-loop gain, the gain band,,-vidth product, the low input impedance, 
the high output impedance and the thermal noise are characterizing para-
meters of the amplifier; and hence the designed circuit. Most of these para-
meters are frequency dependent and their effect increases with the increase 
of the operating frequency. The straightforward approach for decreasing 
the amplifier imperfections is the decrease of their numbers. Multiplexing 
technique is proposed for the operation of the operational amplifiers that 
reduces their number significantly. This results in circuits that can vwrk 
efficiently at high frequencies. 
To clarify how the multiplexing technique can be used in decreasing 
the number of amplifiers, consider the case of seventh-order unit element 
.-<.' d- ., ~'t' , " " . . (v-TS\ [1', SVllltCne -capacItor nL ... er Dasea on tl1.e VOlt;age lnverSlon ~ 1. ) concept ... 
Fig. 1 shows the prototype unit element realization of this filter. design 
parameters and element values are: 
- sampling frequency 24 
- pass band cutoff frequency 3.4 KHz 
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- maximum passband loss 0.2 dB 
- stopband edge 5.5 KHz 
- minimum stop band loss 45 dB 
- element values; Ro = 1.0 RI = R7 = 3.1847R2 = Rs = 0.3387 
R4 = 0.3046 R3 = R5 = 4.9631 
RS 
T/2 
Fig. 1. Seventh-order unit element filter 
Ra 
The conventional method [la], uses 4 operational amplifiers. Fig. 2 shows 
an alternative realization where only one operational amplifier is used. Mul-
tiplexing the op-amps is based on the fact that one VIS can serve several 
capacitance loops through using an appropriate clocking scheme, as shown 
in Fig. 3. In Fig. 2, switches having the clock pulses T I , T 2, T 3 , T4 and 
A are operated in complementary with those having T1 , T2, T3, T4 and A 
respectively. Computer simulation of each network is obtained through the 
evaluation of its output response sampled at node (2) due to an impulse 
input at node (1). It has been shown that for ideal switches and opera-
tional amplifiers, the passband and stop band loss responses match exactly 
the theoretical responses obtained from the transfer function. Also, due to 
the use of integrator voltage inverting switches and the suggested clock-
ing scheme, the resulting structure is completely insensitive to the bottom 
plate parasitics. Considering the case of non-ideal switches and amplifiers, 
the circuit given in [10] and the multiplexed circuit of Fig. 2 are analyzed 
using the method given in [11]. Fig. 4 shows the loss responses of the two 
circuits together with the ideal circuit. The following non-idealities are 
considered: 
1) for the amplifiers: 500 KD input resistance, 100 D output resistance, 
500 KHz gain-bandwidth product. 
2) for the switches: 100 D switch-on resistance. 
From Fig. 4 it is clear that decreasing the number of the operational 
amplifiers (by multiplexing their use) decreases the effect of non-idealities 
of the elements. 
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Fig_ 2. Switched-capacitor realization of the 7th order UE filter 
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Fig. 3. Timing diagram 
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Fig. 4" Frequency response of 7th order UE low-pass filter 
Second Approach: The Optimization Method 
The method describerl. here compensates the deviation in the frequency re-
sponse of switched-capacitor circuits applying finite switch-on resistances 
and non-ideal operational amplifiers. The non-idealities of the amplifier 
include: the finite gain-bandwidth product, finite input and output resis-
tances. It is worth to be noted that no additional compensation elements 
are required. 
Analysis of Switched-Capacitor Circuits Having 
N on-Ideal Elements 
For the purpose of the optimization method used for the compensation of 
non-idealities presented in this paper, a method for the analysis of gen-
eral multi-phase non-ideal switched-capacitor circuits is introduced. This 
method is developed to take into consideration the combined influence of 
the operational amplifier non-idealities and the finite switch-on resistances. 
Also, it can be used for the analysis of lossy switched-capacitor circuits 
when the presence of real resistors is permitted. The method depends on 
reducing the modified nodal admittance matrix in each phase to its state 
space form; where the number of states depends on the number of capac-
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itors in action at that phase. Then for a unit impulse input at any phase 
k, the resulting time response at any node l can easily be evaluated. Con-
sequently, the frequency domain response can be obtained. The proposed 
approach is implemented in a computer programme that is capable of an-
alyzing large circuits with complicated clocking schemes [11]. The main 
features of this approach can be summarized in the following: 
i) The indefinite admittance matrix, as in traditional network theory, is 
written at each phase by applying KCL at every node. Residual charge 
on each capacitor results from the previous phase (or phases) is rep-
resented as a charge source connected in parallel with that capacitor. 
Two indefinite admittance matrices are constructed. Elements hav-
ing frequency dependent impedances (capacitors and non-ideal am-
plifiers) are considered in the first matrix (A), whereas the effects of 
switches represented by their resistances, real resistors, ideal oper-
ational amplifiers together with dependent and independent sources 
are considered in the three dimensional matrix (B). 
ii) A state space representation of the circuit is evaluated from its modi-
fied nodal admittance formulation. In this formulation state variables 
representing node voltages, operational amplifier output currents and 
the currents of dependent and independent sources are considered. 
Unfortunately, not all these are variables since states and the volt-
ages across the capacitors are the only real state variables. Also, it 
is known that the values of the output currents of amplifiers and the 
currents passing through the voltage sources are not of importance. 
Dropping these variables and taking into consideration their effects is 
a great help in getting the state space representation from the modi-
fied nodal one. 
iii) The time domain solution of the state equations is straightforward. 
The Runge-Kutta-Merson method is used to solve the resulting sys-
tem of first order differential equations. Throughout this process, it is 
assumed that the sampling period is normalized to the unity. It con-
tains N equal time slots, where N is the number of phases. Moreover, 
the analyzed circuit is assumed to be initially at rest V(O) = o. So, 
to obtain the impulse response, let an impulse function be applied at 
node i in the first phase at the beginning of the first sampling period. 
Then, the output is sampled at the node j during the k-th phase. 
iv) A fast Fourier transform approach (FFT) may be used to find the 
frequency response of the circuit from its time domain response. Since 
the time response is time varying, each phase period is divided into 
M equal time slots. The accuracy of the frequency response increases 
by increasing M. Also, during the time domain evaluations, the state 
values at the end of each time slot are considered as initial values of 
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the next one. If the non-idealities are not severe, the time response 
during each phase period is approximately constant. In this case M 
can be taken to be one and the method described in [12] can be used 
to find the frequency response from the impulse response. 
Optimization Method for Compensation of Non-Idealities 
The method is based on the minimization of deviations in the coefficients 
of both numerator and denominator of non-ideal circuit transfer function 
from the ideal ones. For this purpose let the rational transfer function of 
the ideal network to be written in the form: 
-1 + -2 + + -n FT. ( ) _ ao + a 1 z a2 z . . . an Z 
_1, Z - 1 b 2 1 + bl z- + 2Z- + ... + bnz-n (1) 
The distorted transfer function may be expressed as: 
(2) 
where d in the coefficients ail and bil, denotes the distortion due to the non-
ideality in the elements and m is the degree of the transfer function of the 
non-ideal circuit before compensation; m ~ n. These coefficients are nonline 
functions of the capacitor values in the circuit, the switch resistances, the 
operational amplifier resistances and gain bandwidths. From the last two 
equations the following error functions can be defined. 
Pi (Cl, C2, ... ,C N) = (at - ai) ; 
Fj (Cl, C2, ... ,Cv) = (ajf ; 
Fk(C l , C2,." ,CN) = (bZ bk) 
Ft (Cl, C2, ... ,C N) = (bf) 2 ; 
i = 0, 1, 2, ... ,n 1 
j = n + 1, n + 2, ... ,m t 
k 1, 2, 3, ... ,n I 
! l = n + 1, n + 2, ... ,m ) 
, (3) 
where Ci is the i-th capacitance in the circuit and N is the number of these 
capacitances. To decrease the effect of non-idealities, possibly eliminate 
these effects, the sum of the functions, Pi, Fj, Fk and Ft is minimized 
by using any minimization routine. Through the minimization process, 
the gradient is evaluated with respect to the capacitances of the switched-
capacitor circuit. This is because these parameters are the only available 
parameters. The initial guesses of the capacitance values are taken to be 
that of the ideal circuit. An iterative procedure based on N ewton-Raphson 
method has been used for solving the resulting non-linear equations [13]. 
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Fig. 5. Switched-capacitor realization of second order band pass biquad 
Illustrative Examples 
To illustrate how the compensation approach can work properly, consider 
the following two examples: 
Example 1: Consider the bandpass biquad of Fig. 5. In [14], it has been 
shown that its transfer function is given by: 
Koz- 1 (1 - z-I) 
H(z) = (1 + K 3) + (KIK2 _ K3 - 2) z-l + z-2 . (4) 
This circuit has been analyzed using the method given in [11]; with the 
following element values: 
Ko = 0.021, KI = K2 0.5204, K3 = 0.0217 
and 
Computer results show that the circuit with ideal elements has the rational 
transfer function given by: 
0.0255398 z-l (1- z-l) 
H(z) - -----~---<-_::::_ 
- 1.0 - 1.713697 z-l + 0.978761 z-2' 
For the case of switches having conductances G = 5.0, the rational transfer 
function of the circuit is given by: 
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0.0178690 z-l - 0.019706 z-2 + 0.001452 z-3 
H(z) = 1.0 _ 1.991678 z-l + 1.190304 z-2 - 0.093682 z-3' 
Applying the compensation technique, described before, the capacitance 
rations are changed to: 
Ko = 0.027525, 
K3 = 0.028978, 
Kl = 0.138454, 
Cl = 1.299903 
K2 = 0.119856, 
and C2 = 0.047732. 
The circuit with the above capacitance ratios has the following transfer 
function which is very close to the ideal one. 
0.020530 z-l - 0.020533 z-2 
H(z) = 1.0 _ 1.725431 + 0.979031 - 0.000018 
Now, consider the case of ideal switches with operational amplifiers having 
gain-bandwidth product equal 4.0. In this case the operational amplifiers 
are modelled by their macro model [11]. It has been shown that the rational 
transfer function of the circuit is given by: 
0.018119 z-l - 0.018553 z-2 + 0.000430 z-3 
H(z) = 1.0 _ 1.876633z-1 + 1.133952 z-2 - 0,051538 z-3 + 0.000556 z-4' 
Also the compensated circuit can be described by: 
0.021550 z-l - 0.021656 z-2 
H(z) = 1.0 _ 1.733099 + 0.987841 - 0.000062 
The capacitance ratios of the compensated network are given by: 
Ko = 0.024256, Kl = 0.490435, K2 = 0.630594, 
K3 = 0.026847, Cl = 1.044072 and C2 = 0.778897. 
Finally consider the combined effects of both switch on-resistances and 
finite gain-bandwidth products. The values of the switch conductances 
and the gain-bandwidth products of the amplifiers are assumed to be 5.0 
and 4.0, respectively. The rational transfer function can be deduced to be: 
_ \ 0.017754 z-l - 0.018203 z-2 + 0.000372 z-3 H(zl=~--~~~--~--~~~~----~--~--------~ 
- j 1.0 - 1.899650 z-l + 1.144747 z-2 - 0.049981z-3 + 0.000513 z-4' 
By applying the compensation technique to the circuit given is this case, 
the following capacitance ratios result: 
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Ko = 0.018026, 
K3 = 0.105050, 
K1 = 0.289108, 
Cl = 0.675635 and 
K2 = 0.595395, 
C2 = 0.593391. 
The biquad rational transfer function is improved to be: 
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0.020849 z-l - 0.021377 z-2 + 0.000457 z-3 
H(z) = 1.0 _ 1. 757976 z-l + 1.055465 z-2 - 0.044792z-3 + 0.000460 z-4' 
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Fig. 6. Compensation of the effect of non- idealities of a second order bandpass biquad. 
a) Effect of finite switch on-resistance 
Fig. 6 illustrates the frequency responses for the biquad for all of the cases 
described above. 
Example 2: This example illustrates the compensation of non-idealities 
in circuits exhibiting a large number of switching intervals (phases). Fig. '1 
shows the circuit and the timing diagram of a third order Chebyshev low-
pass filter. It is designed according to the rV1S principle [15]. From this 
figure, it is evident that the circuit has 11 nodes and operates with 12 
phases. We will consider four different cases. These are the circuit with 
30 
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Key ---
60p-amp.GB::.4 
o Compensated response 
.9 -70 b) Effect of opamp. (GB) 
Fig_ 6. Compensation of the effect of non-idealities of a sf'rond order bandpass biquad. 
b) Effect of finite op-amp gain bandwidth product 
ideal elements, with ideal operational amplifiers and non-ideal switches 
(G=250), with ideal switches and amplifiers having finite gain-bandwidths 
product GB = 100 and with non-ideal switches and amplifiers (G = 250 and 
GB = 100). In all of the cases, the output impulse response is sampled 
at the 6-th phase due to an impulse input applied at the first phase. The 
corresponding rational transfer functions are given in Table 1. Table 2 
illustrates the transfer functions for the non-ideal cases after applying the 
compensation technique. The element values for ideal and compensated 
circuits are given in Table 3. Figs. 8 and 9 illustrate the responses before 
and after compensation. 
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Key ---
l:> Switch cond = 5 and GB:: 4 
o Compensated response 
c) Effect of switch-on resis.and opamp(GB) 
Fig. 6. Compensation of the effect of non-idealities of a second order bandpass biquad. 
c) Combined effect of both switch on-resistance and gain bandwidth product of 
the amplifiers 
R,=R4::1.0 
R2=R3 =2.455 
Ra =0.38 a) 
Fig. 7. a) Prototype circuit of a third order low-pass filter 
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Fig_ 7. b) se circuit of a third order low-pass filter 
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Fig. 7. c) Timing diagram 
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Table 1 
Transfer functions of 3-rd order Chebyshev low-pass filter with ideal and non-ideal 
elements 
1) I deal case 
H (z) = 0.103354 + 0.206708 z-1 
o 1.0 - 1.203472 + 0.845902 
2) Switches with conductances G = 250 
H _) _ 0.102844 + 0.206192 z-1 + 0.1038.55 z-2 + 0.000508 z-3 + 0.000002 z-4 
1(" - 1.0 _ 1.200292 z-l + 0.846017 z-2 - 0.231900 z-3 + 0.002204 z-4 ' 
3) Operational amplifier's with gain-bandwidths GB=100 
H (z) = 0.1021:3:3 + 0.204267 z-1 + 0.102134 z-2 + 0.000001 z-3 
2 1.0 - 1.190195 + 0.828777 - 0.220673 
4) Switches with conductances G = 2.50 and amplifiers with GB = 100 
H (7) = 0.099:317 + 0.199133 z-1 + 0.100:317 z-2 + 0.000.503 z-3 + 0.000002 z-4 
3 - 1.0 _ 1.161.52.5 z 1 + 0.796160 z 2 - 0.207968 z 3 + 0.002013 z-4 ' 
Table 2 
Transfer functions of 3-rd order Chebyshev low-pass filter with non-ideal 
elements after applying the compensation technique 
2) Switches wil.h conductances G = 2.50 
He 7 _ 0.10:3:31:3 + 0.206626 z-l = 0.10:3:307 z-2 
1 (-) - 1.0 _ 1.20:3682 z-l + 0.846119 =-2 - 0.229010 =-3' 
:3) Operational amplifiers with gain-bandwidths GB = 100 
Hi(z) = 0.10:~:30: 0.206612 ~.-1 + 0.10:33~~ z-2 
1.0 - 1.202918 + 0.84:):306 - 0.228691 
4) Swit.ches wil.h conductances G = 250 and amplifiers wit.h GB = 100 
He 7 _ 0.10:30:39+0.206095 =-1 +0.10:307:3 =-2+0.000017 z-3 3(~) - 1.0 _ 1.20-1604 z-l + 0.8471:3:3 =-2 - 0.229969 =-3 + 0.000266 z-4 ' 
Table 3 
Element values of :3-rd order Chebyshev low-pass filter under ideal 
and compensated condit.ions 
Element (nF) Ideal case G = 250 GB = lOO G = 250 and GB = 100 
Cl :3.68:3100 1.2.5:3080 2.5.51961 1.:3706:37 
C2 1.500000 2.54.5782 0.672606 0 . .506171 
C.1 1.500000 0.252804 0.802784 .5.:30002.5 
C4 :3.68:31 00 1.187:345 1.827576 2.3926.58 
Co 9.689000 8.601220 4.685976 17.845432 
Cl 0.960:300 0.2681:35 0.5225:32 0.:36:3851 
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Fig. 8. Effect of switch on-resistance and op-amp gain bandwidth 
a) Frequency response of 3rd order low-pass filter 
b) Expanded pass band loss 
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Compensation of non-ideolities 
Key ---
'i7 Ideal response 
t!. Switch conductance = 250 
o OP-AMP GB = 100 
o Switch cond.= 250 and GB=100 
0) 
Frequency 1kHz 
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Fig. 9. Compensation of non-idealities of 3rd order LPF 
a) Frequency response 
b) Expanded pass band loss 
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Conclusion 
Two design techniques are described for decreasing and possibly eliminat-
ing the effects of element imperfections in switched-capacitor circuits. In 
the first technique the operational amplifier non-idealities are considered. 
Computer simulation shows that decreasing the number of amplifiers by 
multiplexing their use leads to circuits with better performances and op-
erating at higher frequencies. The second approach is based on the mini-
mization of the sum of the square of the differences between the time (or 
the frequency) response of the circuit with and without non-idealities. This 
technique can be used to control over the effects of finite switch resistances, 
finite gain-bandwidth product of the amplifiers as well as parasitic capaci-
tances. Computer results have revealed that the responses of the optimized 
circuits are nearly the same as that of the ideal ones. 
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